CPU Circuit Memory Design Engineer

Intel Corporation

Austin, UShybrid$221k-$312k/yrPosted Aug 13, 2026
Posting intelligenceActively listed

About the role

Job Details:

Job Description:

The CPU Circuit Technology team is looking for a highly motivated and experienced individual to join our team as a CPU Memory Design Engineer. In this role, you will be responsible for designing, developing, and building full-custom as well as compiler-based SRAMs, Large Signal Arrays (custom multi-ported register file), ROMs, custom memories, digital circuits and Caches for Intel CPU and SOCs. You will be partnering with and leveraging domain experts across various areas of technology development to develop and deliver high-quality industry-leading memory technology collaterals and to drive circuit innovations that enable next generation high-performance, high-density, low-power embedded memory designs on advanced CMOS process technologies for Intel CPU and SOCs.This will be a fast-paced dynamic environment where you will work in the high performance, low power CPU design team on a wide spectrum of circuit activities including, but may not be limited to:- Technical readiness, memory circuit design, characterization and simulations.- Cache design, critical path simulations and design custom blocks to meet stringent Power/Performance/Area constraints.- Memory path-finding activities and power, performance and area (PPA) optimization.- Memory bit-cell and complex periphery IC design and automation.- Memory array/IP design, memory circuit innovation- Methodology definition tasks as well as executing project schedules.

Proficiency in CMOS circuit design, digital logic optimizations, and circuit trade-offs for power, performance, and area.

Expertise in Very Large Scale Integration (VLSI) circuits and design methodologies.

Qualifications:

Qualifications

Minimum Qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, or a STEM-related field with 6+ years of experience;

Or Master's degree with 5+ years of experience;

Or PhD with 2+ years of experience.

Preferred Qualifications:

Experience in low-power implementation techniques and memory design.

Familiarity with circuit and layout trade-offs for optimized design.

Knowledge of EBB design tools, flows and methodologies, and signal integrity analysis.

Strong analytical and problem-solving skills, with the ability to prioritize tasks and work in dynamic environments.

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Texas, Austin

Additional Locations:

Posting Statement:

Position of Trust

This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .

Annual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Compensation

This Design Engineer role pays $221k-$312k/yr. Within typical range for design engineer roles in United States.

Questions about this role

Click "Apply with AI Applyd" above and you are done. Your resume is rewritten for this advert, the screening questions are answered, and it is submitted on Intel Corporation's own hiring system. No retyping your history, no fourteen tabs, no evening lost.

Compensation for Design Engineer roles in United States varies widely by seniority, employer size, and remote vs onsite arrangement. Check the salary range on this listing when published, or browse our Design Engineer hub for United States medians across recent openings.

You never touch the form - the application is filled and submitted for you on Intel Corporation's own hiring system. It is not marked sent when we press submit. It is marked sent when a confirmation from their system arrives at the address we apply with, and your dashboard shows which stage each application is at until then.

Twelve applicant tracking systems have a real apply path: Workday, Greenhouse, Lever, Ashby, Workable, iCIMS, Personio, Recruitee, Teamtailor, Rippling, Breezy and SmartRecruiters. Your application goes in on the employer's own hiring system, never into an aggregator queue.

Want AI Applyd to auto-apply to roles like this?

We tailor your resume per posting, fill the forms, and track replies for you.