Lead Engineer (IP Design & Microarchitecture)

Siemens

Noida, INonsitePosted Jul 8, 2026
Posting intelligenceActively listedReposted 2×, possible evergreen/ghost posting

Skills

pythonc++

About the role

Siemens EDA is a global technology leader in Electronic Design Automation (EDA) software. Our innovative tools empower companies worldwide to develop highly advanced electronic products faster and more cost-effectively. We're pushing the boundaries of technology and physics, enabling our customers to deliver superior products in the increasingly complex world of chip, board, and system design.

As a Hardware Accelerator Designer, you'll be at the forefront of this innovation, collaborating with algorithm architects and a talented team of designers. You'll play a crucial role in deriving architecture and micro-architecture decisions, and implementing and optimizing algorithms to transform them into low-power custom hardware accelerators using high-level synthesis methodologies.

What you'll do:

Develop, test, maintain, and improve design IPs for optimal Power, Performance, and Area (PPA).

Implement functionality in SystemC/C++ and ensure designs meet stringent Latency, Throughput, Area, and Power goals.

Perform comprehensive power, area, and performance trade-off analyses to identify the most efficient solutions.

Leverage High-Level Synthesis (HLS) to rapidly iterate and evaluate a wide range of possible implementations, narrowing down to the best-suited version.

Drive coverage closure and meet all other sign-off criteria for IPs within a high-level design and verification environment.

Author detailed design documents that clearly articulate your architectural and implementation choices.

What you'll bring:

5-10 years of experience in RTL design (Verilog, SystemVerilog, digital microarchitecture).

A Bachelor's/Master’s degree pr PhD Scholars with 6 years of relevant experience are preferred.

Proven experience in breaking down complex digital signal processing algorithms into Micro/RTL architecture, while effectively managing cost and quality trade-offs.

Proficiency in coding with C/C++/Python/Bash.

Experience with High-Level Synthesis (HLS) for ASICs or FPGAs is a significant advantage.

Knowledge of basic processor architecture.

Experience with the full ASIC design cycle (from specification through bring-up) is preferred.

We are Siemens

A collection of over 377,000 minds building the future, one day at a time, in over 200 countries. We're dedicated to equality and welcome applications that reflect the diversity of the communities we work in. All employment decisions at Siemens are based on qualifications, merit, and business need. Bring your curiosity and creativity and help us shape tomorrow!

We offer a comprehensive reward package which includes a competitive basic salary, bonus scheme, generous holiday allowance, pension, and private healthcare.

Transform the everyday!

Questions about this role

Click "Apply with AI Applyd" above. We auto-fill the application from your resume and answer screening questions in seconds. No copy and paste, no juggling tabs.

Compensation for Software Engineer roles in India varies widely by seniority, employer size, and remote vs onsite arrangement. Check the salary range on this listing when published, or browse our Software Engineer hub for India medians across recent openings.

Most applications complete in under 90 seconds. You can track the status in your dashboard and watch the screenshot proof land the moment the application submits.

AI Applyd supports Greenhouse, Lever, Ashby, Workday, iCIMS, SmartRecruiters, Personio, Teamtailor and other major ATS platforms. If we can submit through the platform, we do.

Want AI Applyd to auto-apply to roles like this?

We tailor your resume per posting, fill the forms, and track replies for you.