Senior Principal SOC Design Engineer

MaxLinear Inc

SGonsitePosted Jun 30, 2026
Posting intelligenceActively listedReposted 19×, possible evergreen/ghost posting

Skills

premierec++dsp

About the role

Responsibilities:

MaxLinear is seeking a Senior Principal SOC Design Engineer to join our VLSI group. You will be responsible for pre-silicon RTL coding of block, subsystem and top level SOC Integration. With deep understanding of design architecture and meticulous attention to details, you will develop robust and reusable Code and ensure VHDL or Verilog implementation enables readiness for Verification, Synthesis, DfT and Low Power Insertion. In this role , you will focus on:

Pre-silicon RTL Coding of block, IP and top level SOC Integration

Develop reusable RTL Code, using Generic and Modular Coding Style

Contribute to verification plan from specification and in coordination with architects

Collaborate on Timing constraints, Testability and Insertion of Low Power Structure such as Power gating, Isolation and Retention Sequential Elements

Own Linting, CDC, RDC and collaborate with Verification Team and Physical Design

Co-work with Architecture/ Design/Validation/SW teams

Own cross functional micro-architecture and implementation and drive issues to closure

Qualifications:

Bachelor Degree or Master's in Electronics Engineering with at least 18 years and above of working experience

Expert in VHDL and Verilog Coding, Front End Design using best-in-class methodology and Micro-architecture

Have developed Multi-Million gates IP and integrated heterogenous complex SoC, including Analog and Mixed Signal IP

Participated in Micro-architecture Specification

Familiar with Hardware-Software Partitioning, Multi-CPU and Multi-Core Architecture

Deep knowledge and understanding of NoC and multi-layer complex Interconnect Systems

Solid verification skills in problem solving, constrained random testing and debugging

Expertise with Code Linting tools and Static Code checker such as Spyglass, Real Intent, etc

Expertise in IP-XACT, Connectivity Checks, Register Interfaces and RTL Assembly Tools

Programming experience in C/C++/assembly/SVA

Experience of working with ARM and ARM Eco-system, AXI, AHB, SERDES systems, communication peripherals(UART, I2C, SPI), power management

Experience in WiFi/DOCSIS/Ethernet/DSP/DDR is a plus

Setup Automated regressions environment and in general automate repetitive verification tasks to enhance productivity

Strong team player and communicator

Company Overview:

MaxLinear is a global, NASDAQ-traded company (MXL) where the entrepreneurial spirit is alive and well. We are a fabless system-on-chip product company, striving to improve the world’s communication networks for everyone through our highly integrated radio-frequency (RF), analog, digital, and mixed-signal semiconductor solutions for access and connectivity, wired and wireless infrastructure, and industrial and multi-market applications.

We hire the best people in the industry and engage them in some of the most exciting opportunities that connect the world we live in today. Our growth has come from innovative, bold approaches to solving some of the world’s most challenging communication technology problems in the most efficient and effective manner.

MaxLinear began by developing the world’s first high-performance TV tuner chip using standard CMOS process technology. Others said we couldn’t achieve the extremely high-performance requirements using CMOS, but we proved them wrong and achieved enduring global market leadership with our designs. Since then, we’ve developed a full line of products that drive 4G and 5G infrastructure; enable data center, metro and long-haul optical interconnects; bring 10Gbit to the home; power the IoT revolution; and enable robust and reliable communication in harsh industrial environments. Over the years, we’ve expanded through organic growth and through several acquisitions that have perfectly complemented our existing portfolio and enabled us to deliver complete end-to-end solutions in our target markets. One such example was the acquisition of Intel’s Home Gateway Platform Division that added Wi-Fi, Ethernet, and Broadband Gateway Processor SoC technology to our connected home portfolio creating a complete and scalable platform of connectivity and access solutions to fully address our customers’ needs.

Our headquarters are in Carlsbad, near San Diego, California. We also have major design centers in Irvine and San Jose, California; Valencia, Spain; Bangalore, India; Munich, Germany; Israel; and Singapore.

We have approximately 1,200 employees, a substantial majority of whom have engineering degrees and include masters and Ph.D. graduates from many of the premiere universities around the world. Our employees thrive on innovation, outstanding execution, outside-the-box thinking, nimbleness, and collaboration. Together, we form a high-energy business team that is focused on building the best and most innovative products on the market.

Questions about this role

Click "Apply with AI Applyd" above. We auto-fill the application from your resume and answer screening questions in seconds. No copy and paste, no juggling tabs.

Compensation for Design Engineer roles in Singapore varies widely by seniority, employer size, and remote vs onsite arrangement. Check the salary range on this listing when published, or browse our Design Engineer hub for Singapore medians across recent openings.

Most applications complete in under 90 seconds. You can track the status in your dashboard and watch the screenshot proof land the moment the application submits.

AI Applyd supports Greenhouse, Lever, Ashby, Workday, iCIMS, SmartRecruiters, Personio, Teamtailor and other major ATS platforms. If we can submit through the platform, we do.

Want AI Applyd to auto-apply to roles like this?

We tailor your resume per posting, fill the forms, and track replies for you.