Principal Package Design Engineer

Renesas Electronics

San Jose, USonsitePosted Jun 16, 2026
Posting intelligenceActively listed

Skills

excelml

About the role

As a cornerstone of our Semiconductor Power Product Group, our packaging technology is where cutting-edge silicon meets real-world application. As the industry pivots toward AI/ML hardware, high-performance computing, automotive innovation, and advanced power architectures (including SiC and GaN), semiconductor packaging has evolved from a protective enclosure into a primary driver of system performance. Joining Renesas means you will be at the forefront of this evolution, designing the advanced packaging solutions that empower the next generation of global technology.

Job Description

We are seeking a Senior Advanced Packaging Engineer to lead the development and integration of next-generation packaging solutions for high-performance semiconductors and electronic products. This role will focus on advanced package architectures, assembly processes, thermal and mechanical reliability, and cross-functional collaboration with design, manufacturing, suppliers, and quality teams. The ideal candidate has deep expertise in semiconductor packaging technologies and a strong track record of bringing complex products from concept through qualification and high-volume production.

Responsibilities

Lead the design, development, and qualification of advanced semiconductor packaging solutions, including:

Flip-chip, Chip Embedding

Wafer-level packaging (WLP/FOWLP)

Panel-level packaging (laminate, molding)

2.5D/3D packaging

System-in-package (SiP)

Ball grid array (BGA/CSP)

Define package architecture based on electrical, thermal, mechanical, reliability, and cost requirements.

Drive package technology selection and development for new product introductions.

Work closely with IC design, substrate, board, thermal, reliability, and manufacturing teams to ensure package compatibility and performance.

Oversee package layout reviews, stack-up definition, material selection, and interconnect strategy.

Perform and guide simulations and analysis related to:

Signal integrity / power integrity

Thermal performance

Mechanical stress / warpage

Design for manufacturability (DFM)

Develop assembly flows and process requirements for OSATs and manufacturing partners.

Lead package qualification activities, including DOE planning, failure analysis, and reliability testing.

Resolve packaging-related issues during NPI prototype builds, qualification, and production ramp.

Collaborate with suppliers and internal/external manufacturing partners on process improvements, material evaluation, and yield optimization.

Create and maintain package specifications, design rules, process documentation, and technical reports.

Mentor junior engineers and provide technical leadership across packaging initiatives.

Qualifications

Required

MSc or PhD degree in Electrical Engineering, Materials Science, Mechanical Engineering, Chemical Engineering, or related field.

5+ years of experience in semiconductor packaging or advanced electronics packaging.

Strong knowledge of advanced packaging technologies, materials, and assembly processes.

Experience with package reliability testing and qualification standards.

Deep understanding of thermal, mechanical, and electrical interactions in package design.

Experience working with OSATs, substrate vendors, assembly houses, and semiconductor supply chains.

Ability to troubleshoot packaging failures and drive root cause/corrective action.

Strong project leadership and cross-functional communication skills.

Preferred

Master’s or PhD in a relevant engineering discipline.

Experience with power semiconductor devices and packaging including Si/SiC/GaN MOSFETS, Power Modules, Intelligent Power modules and their applications in consumer and industrial, automotive, performance computing.computing, AI/ML hardware or mobile products.

Hands-on experience with tools for package design and simulation such as:

Cadence Allegro Package Designer

Solid works

ANSYS

COMSOL

JMP / Minitab

Knowledge of JEDEC standards, IPC standards, and semiconductor qualification methods.

Experience in W2W, D2W, D2D 3D heterogeneous integration and chiplet-based packaging.

Additional Information

The base salary range listed represents the good faith estimate of the hourly wage or salary range that the company reasonably expects to pay for this position at the time of hire. Actual compensation decisions are based on a variety of factors, including but not limited to geographic location, relevant experience, skillset, and internal equity.

Additional Rewards:

Short-Term Incentive (STI): This position is eligible to participate in the company's annual short-term incentive/bonus program, subject to company performance and individual achievements.

Long-Term Incentive (LTI): This role is eligible for a new-hire equity grant under the company's long-term incentive guidelines, subject to board approval and standard vesting schedules.

Renesas is an embedded semiconductor solution provider driven by its Purpose ‘To Make Our Lives Easier.’ As the industry’s leading expert in embedded processing with unmatched quality and system-level know-how, we have evolved to provide scalable and comprehensive semiconductor solutions for automotive, industrial, infrastructure, and IoT industries based on the broadest product portfolio, including High Performance Computing, Embedded Processing, Analog & Connectivity, and Power.

With a diverse team of over 22,000 professionals in more than 30 countries, we continue to our boundaries to offer enhanced user experiences through digitalization and usher into a new era of innovation. We design and develop sustainable, power-efficient solutions today that help people and communities thrive tomorrow, ‘To Make Our Lives Easier.’

At Renesas, you can:

Launch and advance your career in technical and business roles across four Product Groups and various corporate functions. You will have the opportunities to explore our hardware and software capabilities and try new things.

Make a real impact by developing innovative products and solutions to meet our global customers' evolving needs and help make people’s lives easier, safe and secure.

Maximize your performance and wellbeing in our flexible and inclusive work environment. Our people-first culture and global support system, including the remote work option and Employee Resource Groups, will help you excel from the first day.

Are you ready to own your success and make your mark?

Join Renesas. Shape Your Future with Us.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Questions about this role

Click "Apply with AI Applyd" above. We auto-fill the application from your resume and answer screening questions in seconds. No copy and paste, no juggling tabs.

Compensation for Design Engineer roles in United States varies widely by seniority, employer size, and remote vs onsite arrangement. Check the salary range on this listing when published, or browse our Design Engineer hub for United States medians across recent openings.

Most applications complete in under 90 seconds. You can track the status in your dashboard and watch the screenshot proof land the moment the application submits.

AI Applyd supports Greenhouse, Lever, Ashby, Workday, iCIMS, SmartRecruiters, Personio, Teamtailor and other major ATS platforms. If we can submit through the platform, we do.

Want AI Applyd to auto-apply to roles like this?

We tailor your resume per posting, fill the forms, and track replies for you.