ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune)
Skills
About the role
ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune) at Cisco in Pune, India
Questions about this role
How do I apply to this ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune) role at Cisco?
Click "Apply with AI Applyd" above. We auto-fill the application from your resume and answer screening questions in seconds. No copy and paste, no juggling tabs.
What's the typical salary for FPGA Engineer in India?
Compensation for FPGA Engineer roles in India varies widely by seniority, employer size, and remote vs onsite arrangement. Check the salary range on this listing when published, or browse our FPGA Engineer hub for India medians across recent openings.
How fast does AI Applyd auto-apply?
Most applications complete in under 90 seconds. You can track the status in your dashboard and watch the screenshot proof land the moment the application submits.
What ATS does Cisco use?
AI Applyd supports Greenhouse, Lever, Ashby, Workday, iCIMS, SmartRecruiters, LinkedIn Easy Apply, and most other ATS platforms. If we can submit through the platform, we do.
Want AI Applyd to auto-apply to roles like this?
We tailor your resume per posting, fill the forms, and track replies for you.