NVIDIA logo

Senior ASIC Design Engineer - Hardware

NVIDIA

Austin, USonsite$168k-$265k/yrPosted May 15, 2026

At a glance

Highlights

  • competitive salary and benefits
  • impact on industry-leading gpus and socs
  • rapidly growing team
  • collaborative environment with world-class engineers

Why this role might suit you

The role offers exposure to cutting-edge ASIC design for leading GPUs, work on performance-monitoring IP, and collaborate with top engineers on high-performance computing, making it an attractive opportunity for engineers seeking significant impact in a fast-growing, well-funded,

Skills

verilogsystemverilogrtlasicssocperformance-monitoringcross-clock-domainsresetlatencymicroarchitecturedesign-automationscriptingperlpythondc-shellvcssimulationdebug-toolsdebussygdbobject-oriented-programmingsilicon-debugphysical-design

About the role

Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will focus on improving methodologies and delivering system-level IP to measure performance across multiple projects!

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world!

What you'll be doing:

Be an integral part of the team defining, developing, and delivering system-level methodologies and RTL to measure performance on the industry's leading GPUs and SOCs

Define, develop, and automate flows and methodologies to efficiently build, deliver, and support a system-level IP

Deliver IP and support projects by applying the performance monitoring system

Run and debug RTL checks to ensure design quality (e.g., cross clock domains (CDC), clocks, reset, latency, and more)

Design and implement RTL features (microarchitecture and RTL)

Work with architects, designers, and software engineers to accomplish your tasks

What we need to see:

BS or equivalent experience in Electrical Engineering, Computer Engineer, or related degree required, advanced degrees (MS, PhD) a plus

3+ years of relevant industry experience and strong coding skills in Perl/Python or other industry-standard scripting languages

Experience in RTL design (Verilog), verification (SystemVerilog), System-On-Chip design/implementation flow, and design automation

Good understanding of SOC architecture, including CDC, multiple-power domains, performance analysis, latency, and data flow

Excellent debugging and analytical skills

Exposure to design and verification tools (dc_shell or equivalent synthesis tools, VCS or equivalent simulation tools, debug tools like Debussy, GDB)

Great communication and collaboration skills to interact within the team and with cross-functional teams

Ways to stand out from the crowd:

Hands on experience in object-oriented programming

Prior design on system level IP (Clocks/DFT/Resets)

Experience developing methodologies used by others

Hands- on silicon debug is a plus.

Exposure to physical design

With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant people in the world working for us and, due to unprecedented growth, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until May 18, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

Compensation

This Design Engineer role pays $168k-$265k/yr. Within typical range for design engineer roles in United States.

Questions about this role

  • How do I apply to this Senior ASIC Design Engineer - Hardware role at NVIDIA?

    Click "Apply with AI Applyd" above. We auto-fill the application from your resume and answer screening questions in seconds. No copy and paste, no juggling tabs.

  • What's the typical salary for Design Engineer in United States?

    Compensation for Design Engineer roles in United States varies widely by seniority, employer size, and remote vs onsite arrangement. Check the salary range on this listing when published, or browse our Design Engineer hub for United States medians across recent openings.

  • How fast does AI Applyd auto-apply?

    Most applications complete in under 90 seconds. You can track the status in your dashboard and watch the screenshot proof land the moment the application submits.

  • What ATS does NVIDIA use?

    AI Applyd supports Greenhouse, Lever, Ashby, Workday, iCIMS, SmartRecruiters, LinkedIn Easy Apply, and most other ATS platforms. If we can submit through the platform, we do.

Want AI Applyd to auto-apply to roles like this?

We tailor your resume per posting, fill the forms, and track replies for you.